A high precision and high resolution time-to-digital converter (TDC) implemented in a 40 nm fabrication process Virtex-6 FPGA is presented in this paper. The multi-chain measurements averaging architecture is used to overcome the resolution limitation determined by intrinsic cell delay of the plain single tapped-delay chain. The resolution and precision are both improved with this architecture. In such a TDC, the input signal is connected to multiple tapped-delay chains simultaneously (the chain number is M), and there is a fixed delay cell between every two adjacent chains. Each tapped-delay chain is just a plain TDC and should generate a TDC time for a hit input signal, so totally M TDC time values should be got for a hit signal. After averaging, the final TDC time is obtained. A TDC with 3 ps resolution (i.e. bin size) and 6.5 ps precision (i.e. RMS) has been implemented using 8 parallel tapped-delay chains. Meanwhile the plain TDC with single tapped-delay chain yields 24 ps resolution and 18 ps precision.
I. INTRODUCTION
ver the past, the performance of FPGA based TDC has been improved rapidly from 200 ps resolution [1] down to below 10 ps resolution [2] , which mainly benefits from both the improved FPGA manufacturing process technology and Full version of this manuscript can be found in this webpage: http://arxiv.org/abs/1406.3789.
Manuscript received May 22, 2014. This work was supported by the Knowledge Innovation Program of the Chinese Academy of Sciences (KJCX2-YW-N27), the National Natural Science Foundation of China, the Fundamental Research Funds for the Central Universities (WK2340000056) and Anhui Provincial Natural Science Foundation (1408085QF114 optimized or novel proposed TDC architecture. The TDL based interpolation architecture has proven to be most appropriate to implement an FPGA TDC. The multiple time measurements averaging method can be used to improve the TDC performance, such as the wave union method. However, the dead time of the wave union method could be increased. This paper presented an FPGA TDC implemented in a 40 nm Virtex 6 FPGA using multi-chain measurements averaging architecture. Because the parallel multi-chains measure the input signal simultaneously, the dead time is not increased. The remaining part of the paper is organized as follows. The methodology and architecture of the proposed TDC is explained in Section II. In Section III, we show bench-top test results. A conclusion is given in Section IV.
II. METHODOLOGY
The block diagram of the multi-chain measurements averaging TDC is shown as Fig. 1 A 2-channel multi-chain measurements averaging TDC is implemented with 8 parallel chains (i.e. chain number M = 8) for each channel. Each chain forms a common plain TDC based on the dedicated carry lines, which is named CARRY4 block [3] in Vertex 6 FPGA. In order to get better linearity performance, the CARRY4 is subdivided as 2 delay taps [3] . Besides the multi parallel chains for fine time measurement, clock counters are used for coarse time measurement. The clock frequency is 160 MHz. The 6.25 ns period corresponds to approximately 260 delay taps for each chain. The actual length of each tapped delay line is set to be 276 in order to allow for technological spread and temperature drift. Fig. 4 shows the typical statistical spread of the time precision of the time measurement with different chain number value M. In Fig. 4(a) the timing precision of a single TDC channel is about 18 ps RMS with M=1, which means a plain TDC. From Fig. 4(b) and Fig. 4(c) we can see that the RMS is improved to 9.2 ps and 6.5 ps with M=4 and M=8, respectively. The relationship between RMS timing precision and chain number M is shown in Fig. 5 , in which the RMS value is decreased with M increased.
As seen in Fig. 6 , the bin width is effectively subdivided as the chain number M increased. The mean bin size of plain TDC (M=1) is 24 ps, while the mean bin size is reduced to 2.93 ps when M=8. The statistical code density test was used to perform the characterization of the non-linearity of the proposed TDC. Fig.  7 (a) and Fig. 7(b) show the differential non-linearity (DNL) and integral non-linearity (INL) with M = 8, respectively. The red lines represent the results with the original binary fine codes, with no calibration, while the results after INL calibration are shown in the blue lines. The calibration of each tapped delay chain translates the binary fine codes to times, which is carried out before the calculating of offset delay between delay chains and averaging process. The results show that the DNL is not improved by calibration. However, the INL is effectively improved by calibration. 
IV. CONCLUSION
A 2-channel multi-chain measurements averaging TDC is implemented with maximum 8 parallel tapped delay chains in Vertex 6 FPGA. Test results indicate that the precision and resolution can both be improved. The best precision with M = 8 is 6.5 ps RMS while the plain TDC is 18 ps RMS. 
